top of page

The smallest form factor PHY with an embedded microprocessor

ORBIT DDR PHY IP, OPHY

TM

Get to know the ORBIT Memory Subsystem IP that consists of an interconnect, memory controller, and PHY IPs that work in unison to create maximum system synergies. 

Experience the ORBIT DDR Memory Controller's exceptional performance, high utilization, and low latency. 

Achieve exceptional connectivity performance and design flexibility using an automated end-to-end interconnect generation flow. 

DDR PHY, OPHY

TM

Features a state-of-the-art mixed-signal architecture that addresses the challenges of DRAM integration in high-performance and low-power environments. This architecture enables OPHYs to overcome issues with long-term impedance drift and clock phase drift, enabling impedance and clock phase updates without interrupting data traffic. Programmable timing at the OPHY boundary combines flexibility with analog precision, resulting in low read/write latency between the ORBIT Memory Controller (OMC) and the DRAM.

OPHYs are designed with subsystem and system-level considerations in mind. Built-in power management logic and advanced PLL design allow aggressive power state management and optimal system power usage. Tight integration with the ORBIT Memory Subsystem enables ActiveQoS bandwidth and latency control for maximum performance of the SoC memory subsystem. At the system level, OPHYs have been designed to minimize package substrate layer and PCB layer requirements, enabling usage in cost-sensitive applications.

Key Features

DDR PHY Availability

HBM3 PHY

Available process nodes:

  • 7/6nm

LPDDR5/4X/4 PHY

Available process nodes:

  • 14nm

LPDDR4X/4 PHY

Available process nodes:

  • 12nm

  • 14nm

  • 16nm

LPDDR3/DDR3 PHY

Available process nodes:

  • 28nm

DDR5

Available process nodes:

  • 5nm

LPDDR5X/5/4X/4 PHY 

Available process nodes:

  • 5nm

  • 7/6nm

  • 12nm

  • 16nm 

LPDDR5/4 PHY

Available process nodes:

  • 5nm

  • 8nm

LPDDR/4 PHY

Available process nodes:

  • 22nm

LPDDR4/3/DDR4/3 PHY

Available process nodes:

  • 28nm

GDDR6

Available process nodes:

  • 12nm

Key Features

Compliant with PHY standards

  • JEDEC compliant LPDDR5X/5/4X/4, DDR5, GDDR6, HBM3 support
  • DFI Interface Compliant

Flexible Configuration

  • LPDDR54: 8-/16-/32-bit data width per channel
  • GDDR6: 16-bit data width per channel; pseudo-channel mode
  • Supports multiple DFICLK: CK: WCK ratio
  • Multiple DFICLK: CK: WCK ratios
  • Up to 4 ranks with Tx and Rx channel equalization

Maximum Data Rates

  • Up to 8533 Mbps data rate for LPDDR5x
  • Up to 16 Gbps data rate for GDDR6

Programmable State Machine (PSM)

  • Proprietary microcontroller and custom ISA enable customizable DFT features and multiple LPDDR standard support efficiently while reducing the area

Multiple FSPs and the LP States

  • Supports up to 4 frequency set points (FSPs)

  • Supports multiple low power states for system power optimization

PHY Availabiliy
Key advantages

Key Advantages

Configurability with Flexible Applications

  • Configurable channel and floor-plan allow connection to different DRAM package types and lane ordering

  • Minimal package substrate/PCB layer requirements enables PHY usage in low-cost applications

Performance

  • PSM enables accelerated firmware-based training

  • Ultra-fast fractional training

  • Programmable PHY boundary timing provides low read/write latency

  • Fast switching between FSPs

Capacity

  • Channel equalization and fast timing adjustment circuits enable 4 rank support to maximize capacity

Power

  • Power-saving modes with a variety of exit times

  • Multiple voltage domains to optimize voltage versus frequency

TSS
Deliverabes

PHY Deliverables

Hard & Soft IP

  • GDSII, LEF, LVS, timing models, etc

  • Verilog behavior models and encrypted RTL

  • Synthesis and STA constraints

  • Example test benches

 

Documentation

  • PHY Technical Reference Manual

  • Implementation, Package, and PCB design guidelines

The Six Semiconductor

The Six Semiconductor Inc (TSS) is a Canadian technology company specializing in developing advanced high-speed DDR PHY IP solutions catering to a wide range of applications such as AI/ML, high-performance computing (HPC), mobile devices, and automotive. The company's product portfolio includes PHY IPs for various memory standards, including LPDDR5x/5/4x/4, GDDR6, and HBM3, that are optimized for power and area. TSS's solutions are designed to be compatible with multiple technologies, foundries, and process nodes. The company's team of experts has a wealth of experience in the field and is dedicated to providing the industry with high-quality and reliable DDR PHY IP solutions. The company is a wholly-owned subsidiary of OPENEDGES Technology, Inc.

Visit www.thesixsemi.com to learn more about TSS.

bottom of page